File: //sys/kernel/btf/drm_display_helper
�� tQ tQ �? F�& v� �U y] ( �� A @ � . � U�& � A � S�
]# �U �N @ d�& � �$ ��& H <" �0 �F @ UM " ��& �N @" �- �N �" ��& � �" ��& �# ��& �$ �v b# % ��& d# @% ��& �% Н& �% �& \# �% �" * * �& * *
0 `# a# ^# [# _#
`# c# �& �P � �� ; �& H
�& P �& X $�& W, e# Q `
f# 0�& =�& V�& k�& ��& ��& ۞& �& �& i# �& 7�& Z�& ~�& ��& ş& � ՟& �& '
@ �m * H Q�
* P �& * X �& ` ��& * h ��& p �& x �& � +�& � � 7 � 4�& o# @ � ^# � 9�& `# �+ � o# , �U �N @, x� r# �, I�& �N �, U�& * - a�& ` ՟& �& XW 7 @ s�& 6 � w�& WD
5 7 @ {�& w# � x� r# ��& * @ }� � H
m# m# ��& ! �� _ sO UM �N � �� �# ��&
@ � `# � ̠&
� ٠&
� �& u# �& u# 0 A � � �& � � x * � �& * � $�& * � 3�& � A�& � Q�& o# � ]�& u b�& x �. zO � m�& � � s�& 7 � ��& @ � I ��& 7 ��& 7 � ��& � ! ˡ& " ޡ& @" �& 7 @# ��& � �# �& �$
p# p# �& w�& � s�& 6 � * P /�& * X XY ` 8�& * h =�& * p f5 * x
s# B�& F 5�
� �� = � Y�& � f�& � s�& � ��& � ��& * � ��& * � ��& s# �
u# l# ��& }� � fo � ��& � Ģ&
�& * �& �� Q�
* �& * ��& * ( �& 0 $�& � 8 �& � �& � .�& � }� � �� � 5 {# � y#
L�& �� �� �x n�& �� ��& �� fo ��& ѣ& �� �� �x �& �� �& �& 2�& �� T�& �� }�& * ��& * ��& * ��& * ۤ& * ( �& * 0 �& * 8 �& * @ +�& * H P <�& �� T�& g�& l�& p�& � 0 ��& �� g�& ��& ��& }� � �� � ��& * � Х& * � �& * � �& * � �& �
�# �& �� !�& @ .�& �� !�& @ �� � � G�& a�& �� � @ l�& � x�& �
�# ��& p ��& �� ' �# @ ��& @ ɦ& H �#
ئ& �� �& �� � @ �& �� NJ � #�& @ 0�& * H C�& P S�& X
�# i�& �� ��& �� U�& * ��& ��& ԧ& �� �& �� g�& �& �� }� � �& �
�# ,�& �� ��& K�&
p S�& �# '
�# ]�& �# k�& �# y�& �# ��& �# ��& �# ��& �# ��& �# ��& �# ��& x ʨ Jn �# @
�# ڨ&
� �[ x# �& z# �� �# �& �# y�& �# k�& �# ��& |# �& }# *�& ~# A�& # U�& �# j�& �# ��& �# �& � ��& ʨ Jn �# ��&
�� = 5�
� ��& � ?�
� � o# � � 7
f5
�
�
/�& * �
y] �# �
�# ˩& �& �# �& �# @
�#
�N r# w# �#
r# �# ��& �0 '� w# �& ` @ g�& H &�&
` l�&
� ާ * � 1�& * � =�& k# � � 7
�# W�&
P _ nO x� r# � q�& � ��& �# ��& . @ ��& � ��& 7 � ��& @ e� H Ǫ& j# ` �N �# Ϫ& � �z s# �� �# � � 7 @ f# �# �# w# �# �# �# �# �# s# u# �# v# t# n# o# q# �# �# �# z# y# �# �# �# �# �# �# �# �# �# �# �#
9
�# r# �# g#
�
�#
�� �# '
g�& l�& T�& p�& � �& �#
�� �# ��& �#
�� �# '
~ �& �#
�� �# '
~ �� � )�& �#
�� �# '
:�& �# T�& �#
4�& �# �s
g�& $ p�& . ~�& �#
�� �# '
��& * ��& �#
�� �# �� ��& � ��& �#
�# �# '� w# ի& �#
�# �N x� r# ��& �# �& �# >�& �#
o# w�& s�& � d�& �#
x� r# x �# �e �# ��& �#
x� r# �e �# ��& �#
�N x� r# '� w# l�&
��& �#
�N x� r# '� w# Ѭ& �#
�1
Q4
�& �#
'� w# s�& � �& �#
x� r# �& �#
x� r# 4�& o# 4�& �#
4�& o# }� � W�& �#
:� �# .� �# n�& �# ��& �� ��& �
x� r# �1
e� lD ��& $
.� �# �n
ӭ& �N ۭ& $
.� �# :� �# ��& $
w# 4�& o# �& $
o# x� r# w�& s�& � ?�& $
* x� r# * 4�& �# \�& $
w# 4�& o# '
r�&
$
j# x� �# ��
��&
��& $
f. 0 ��& ��& $
f. 0 Ю& . ܮ& $
�N x� r# �& $
w# UM �N x� r# 4�& o# �� �& $ )�& �&
�N x� r# x �# A�& �# N�& $
4�& o# �# A�& �# j�& $
x� r# x �# ��& $
'� w# �# A�& �# ��& $
�N '� w# l�&
* �& "$ �& �& �& z�
�U �N '� w# G�& &$
�U �N '� w# m�& ($ ��& _�
�U �N 0 �N x� r# '� w# ��& +$
0 � `# ~ �� A � . ��& -$ հ& -$
`# '� w# �& 0$
� � 4�& o# �& 2$
�N �& �# "�& 4$
� � x� r# B�& 6$ [�& �&
�N �U �N x� r# '� w# v�& 9$
�P �U �N x� r# '� w# ��& ;$
'� w# ��& =$
4�& o# S�& �# ��& ?$ ֱ& �#
4�& o# UM �N �& �# ��& B$ �& �#
x� r# �) # � �
~ 7�& E$
x� r# W�& G$ {�& �'
4�& o# '� w# #� �F 5y
��& J$
3 �F #� �F 5y
��& L$
* '� w# ��& N$ ܲ& ��
4�& o# '� w# ��& Q$
* x� r# '� w# � w# �& S$
4�& o# :�& U$ U�& =$
s�& w�& m| $ � . p�& X$
'� w# ��& Z$
��& �N x� r# ��& \$
o# x� r# 4�& o# ӳ& ^$
o# 4�& o# ��& o# �& `$
w# x� r# '� w# 0�& b$
w# 4�& o# ��& w# W�& d$ ��& G$
x� r# UM �N � `# ��&
̠&
٠&
��& g$ ´& U$
x� r# dW * �& j$
x� r# x * �& l$ )�& G$ I�& U$ f�& =$ ��& G$
4�& o# ��& r$ ĵ& ��
x �# ۵& � �& u$
x� r# '� w# �1
l�&
�& w$
'� w# �& %�& * -�& y$
x� r# �& �# A�& {$
* � `# ]�& V�& }$
x� r# x �# �e �# j�& $
x� r# x �# ��& �# ��& �# ��& �$
x� r# '� w# ~
�
�� � ��& �$ ж& �$
x� r# 4�& o# '� w# �& �$ �& �#
x� r# '� w# ��& * �& �$
x� r# '� w# \ �# =�& �$
* �� �# a�& � j�& v�& �$
�� �# �z �# �\ ��& �$
* x� �# :� �# �� �# ��& �$
* x� �# :� �# �& �# �& �$
* :� �# �& �#
�& �$ 4�& �$
* x� �# :� �# �� �# ^�& �$ z�& �$ ��& ��
* x� r# }� � ��& �$ ˸& h�
0 3 �F ~ �� A � . �& �$
* �U �N �* * ��& �$
* �U �N * �& �$
0 3 �F ~ �� w � . 3�& �$
o# 4�& o# }� 0 B�& �$ g�& G$
x� r# �& �# * ��& �$
�� �# ��& �$
�z �# �& �# ��& �$ ƹ& ֹ& �& �& �& ,�& B�& [�& v�& ��& ��& ɺ& �$
�� �& ��& �& �& )�& b
�$ 9�& 8 �[
\ � L\ 0 \\ 8 �[ @ �[ H .\ �� P
�$ G�& : Q4 �+ �m �$
�$ �$
�$ �$
�$ �$
�$ �$ �$ �$ �� �s Z�& j�& q�& 4 }�& �N
�$ �, �� ��& � Q e� �$ w� �$ p �� � �� � � � � � �$
��& �$ c. Q �$ l
�$ �$ ��& 8 ��& ��& @ � � � � � � �� � y] � ǻ& � ѻ& � ۻ& � �& � ��& � �& �
�$ �& \ j
� #�& 1�& 0 =�& 8 �� @ ` K�& W � T�& � � h�& � v�& � 8 � � X ��& ��& �� @ �W �$ :� � ��& D o �$
�$ ��& �: #�& м& & �& @ ��& �$ �& �$ :� �
�& P � 9L @ ` �$ � �& �& .�& =�& J�& [�& k�& x�& ��& ��& ��& ��&
ý& ҽ& �&
�& �& �& )�& <�& O�& `�& o�& |�& ��& ��& ��& ��& Ǿ& پ& �& �
�
@ �& ( sE �$ � @ � ` oJ � �& �$ � <" � A � �$ ��& �& �& -�& A�& f. W� T�& ; � UM [�& * � C @ �A � i�& � � gG �4 @ ֈ � �& �$ � A � b� :� �$ @ '# �G � t�& �$ � � * � ��& * � ��& ��& @ ��& � ˿& �$ � ۿ& �$ � �& �$ �& ` � � FK A � �& � �& * #�& @ 1�& � � =�& � �! J�& # W�& �$ # e�& @# s�& �# �# �� �# �� �# �& $ ��& $ ��& @$ ��& q @< ��& 1 �? ��& � �? �& 7 @ � * �@ �& �$ �@ d+ �$ A �D �$ @A �& �$ �A �& �$ �A �& �$ B �& �$ @B �& �$ �B �& �$ �B $�& �$ C 8�& �$ @C I�& �$ �C R�& �$ �C b�& �$ D �$ l�& �$
�$ � �$
�$ �$
�$ �$
�$ �$
�$ �$
�$ � �$
�$ * �$
�$
�$
�$ �$ �$ �$
�$ �$ ~�& � UM �r q b�
@ A � � � * � ��& * � ��& � � ��& 7 � ��&
� Z 7 ��& 7 � S�
]# �� �$ @ �� % � @ �� � ��& 2x * ^� * t�& 1 � � <" � @ �X �$ @ A � � O �$ � ��& 7 � �& @!
U 7 �! �& % " �& * @" �& * H" �& `" 0�& S �" ?�& � �" 5�
S �# Q�& $ �" % �$ FK A % t� @% _�& `% �: p% s�& * �% u� * �% }�& * �% ��& * �% ��& * �% ��& * �% ��& * �% ��& * �% ��& �% ��& �% �& & �& & %�& % @& 2�& % �& * �& @�& �$ �& 4� �$ �) J�& �+ ��& , �& , ۻ& @, Y�& `, n�& �, � % �, � % - �& � @- � �- i�& W �-
�$ ��&
� Z 7 ��& 7 � S�
]# ��& @ ��& H �4 � A � @ 42 �� @ ��& �v @ ��& � ��& % #� 7 ��& � �$ ��& ` Z 7 Z �$ � %
��&
h �& % �& % @ &�& % � >�& % � L�&
% ^�&
% @ l�& % � ��& % � ��&
% ��& % @ ��& % � ��&
% � ��& %
%
]# * %
]# %
]# %
]# % �$ %
]# % �$ %
]# � %
]# � %
* ]# $ %
]# % % �$ % ]�" % ��& % �$ �$ e# �$
�U �N �- * ��& #%
S�
]# *
�& %%
S�
]# . $�& '% =�& %%
S�
]# ZC � `�& *%
S�
]# ��& w�& �� % ��& ,%
� `# �, ��& .%
� `# ��& 0% ��& 0%
� `# �U �N ��& 3%
� `# � � ��& 5%
�& 0% *�& �� E�& 0%
�$ UM P 3 �F [�& :%
UM P o �$ 3 �F �% ~ s�& <%
UM P o �$ 3 �F ��& >% ��& �$
UM P o �$ 3 �F * ��& A% ��& �$
o �$ �& D%
!�& � *�& F%
H�& �$ S�& H%
n�& ��& ��& J%
�_ �$ ��& L%
!�& �$ ��& N%
�_ �$ ��& P%
��& �$ �& �$ �& R%
!�& � %�& T% >�& T%
!�& � o �$ X�& W% p�& +� ��& +�
��& �N ��& � ��& ��& [%
�K ��& �# ��& ��& ]%
�K � . ��& �# �& e !�& _%
�U �N � :�& a%
"7 � d�
�N ]�& c% y�& c% ��& c%
"7 �s d�
�N ��& g%
UM P 3 �F S �$ ��& i%
UM P 3 �F S �$ ��& k%
* �& �& m%
�? $�&
/�& ;�& I�& W�& e�& s�& ��& ��& ��& ��& ��& ��& ��& ��& �& "�& 8�& K�& c�& r�& ��& ��& ��& ��& ��& �& %�& ?�& W�& q�& ��& ��& ��& ��& ��& �& �& %�& A�& Z�& p�& ��& ��& ��& �] ' ��& q% �N r% @ �+
` ��& s% � �- t% �
u%
[#
^#
e# ��& � ��& ��& �
�& * �& * ! "�& * "
z% *�& ��
sQ A�& ( M�& W
0 X�& E @ a�& * � t�& _ �? � `# @ � z% � �% * � ��& �P � �� ; ��& * H Q `
~% %
�% }% z% {% v% |% y% % w% x%
�% �% o% ��& �2 � `# @ UM � ,0 � ��& 4 � �%
� �% ��& ��& �% ��& �% ��& �%
� `# ]�& �& p% �& * "� * %�& �% 2�& =� @�& �� L�& C� ]�& �� l�& �
+� �? ~�& �%
* �- ��& �% ��& �%
* �- ��&
��& �% �& �% A�& �%
� `# f�& �% ��& �� ��& }
�% �2 ��& �% ��& {
� `# �1 � ��& �% ��& 0% �& �% �& �% 6�& 0% L�& 0%
j�& * r�& �%
��& ��& �%
��&
bj
��&
��&
��& �% ��& �% ��& �%
* ]�& @� �& �% 5�& �%
� � ]�& @� �4 �N � `# ]�& �%
� `# �1 $ u�& �%
* ]�& @� �4 �N ��& �%
* ]�& @� o ��& �%
]�& @� �4 �N ��& �%
]�& @� ��& �% ��& �% �& �%
gO UM �N ]�& @� 9�& �%
* ]�& @� P�& Z�& �%
� `# �U ~ �� A � . ��& �%
� `# ~ ��& �% ��& -$
� `# \ � ��& �%
� `# �& p% �- � ��& �%
� `# ��& * �& �% �& -$
*�& 3�& �% L�& �%
*�& k�& * r�& �%
*�& ��& � ��& �%
�- �
��& �% ��& �% �& �% (�& �%
� `# f. �% C�& �%
W, �% ��& * _�& �%
� `# �� a# q�& �% ��& �' ��& L$
��
��& �%
� �% ]�& ��& �% ��& �%
�g �& �%
� �% %�& -�& �% V�& } ��& �% ��& �%
* �g ��& �% ��& �%
� `# �& "�& �%
� `# P�& @�& &
a�& o�& & ��& & ��& &
* a�& ��& &
� `# ��&
��& ��& &
� `# �&
�& &�&
& B�& �%
� `# Y�& * n�&
& ��& 3%
* � `# ��& &
� `# ��& � ��& & ��& & �& �%
� `# &�& � .�& &
� `# K�& � U�& & t�& �%
�& p% ��& &
��& ��& &
� `# ]�& �& p% �& * ��& & ��& &
� `# �P �# ��& * ��& "&
� `# ]�& �& � �& $&
� `# ]�& � ;�& && Q�& &&
� `# ]�& �g � p�& )&
� `# ]�& �& p% �g � ��& +& ��& �%
* �U �N ]�& �P �# ��& .& ��& 0%
* � `# �0 ��& 1&
� `# f. �% �& �& 3&
�U �N \ �N ]�& @� 4�& 5&
� `# �- �N U�& 7& f�& �%
�N ]�& @� v�& :&
�2 UM ��& �% ��& <&
� `# �� �% ��& >&
� `# �� �% �2 b ��& @&
� `# �� �% ��& ��& ��& b ,c � �& B&
� `# �� �% ��& ��& �& D&
� `# �� �% * 6�& F&
� `# �� �% �2 S�& H&
�~ �{ � `# o�& J&
&x �F � L& ��& ʈ
&x �F O& L& ��& } ��& { drm_dp_aux_msg drm_dp_aux_cec unregister_work cec_adapter drm_dp_aux drm_dev hw_mutex crc_work crc_count wait_hpd_asserted i2c_nack_count i2c_defer_count cec powered_down drm_dp_dpcd_ident hw_rev sw_major_rev sw_minor_rev drm_dp_desc drm_dp_quirk DP_DPCD_QUIRK_CONSTANT_N DP_DPCD_QUIRK_NO_PSR DP_DPCD_QUIRK_NO_SINK_COUNT DP_DPCD_QUIRK_DSC_WITHOUT_VIRTUAL_DPCD DP_DPCD_QUIRK_CAN_DO_MAX_LINK_RATE_3_24_GBPS DP_DPCD_QUIRK_HBLANK_EXPANSION_REQUIRES_DSC dfixed fixed20_12 drm_dp_mst_payload_allocation DRM_DP_MST_PAYLOAD_ALLOCATION_NONE DRM_DP_MST_PAYLOAD_ALLOCATION_LOCAL DRM_DP_MST_PAYLOAD_ALLOCATION_DFP DRM_DP_MST_PAYLOAD_ALLOCATION_REMOTE drm_dp_mst_port topology_kref malloc_kref ddps pdt ldps dpcd_rev num_sdp_streams num_sdp_stream_sinks full_pbn mstb passthrough_aux cached_edid fec_capable drm_dp_mst_branch rad lct port_parent link_address_sent drm_dp_mst_topology_mgr max_dpcd_transaction_bytes max_payloads conn_base_id up_req_recv down_rep_recv probe_lock payload_id_table_cleared reset_rx_state payload_count next_start_slot mst_primary dpcd sink_count qlock tx_msg_downq tx_waitq destroy_port_list destroy_branch_device_list delayed_destroy_lock delayed_destroy_wq delayed_destroy_work up_req_list up_req_lock up_req_work drm_dp_sideband_msg_hdr path_msg somt eomt drm_dp_sideband_msg_rx curchunk_len curchunk_idx curchunk_hdrlen curlen have_somt have_eomt initial_hdr drm_dp_nak_reply nak_data drm_dp_link_addr_reply_port input_port peer_device_type legacy_device_plug_status dpcd_revision peer_guid drm_dp_link_address_ack_reply drm_dp_remote_dpcd_read_ack_reply drm_dp_remote_dpcd_write_ack_reply drm_dp_remote_dpcd_write_nak_reply bytes_written_before_failure drm_dp_remote_i2c_read_ack_reply drm_dp_remote_i2c_read_nak_reply nak_reason i2c_nak_transaction drm_dp_remote_i2c_write_ack_reply drm_dp_query_stream_enc_status_ack_reply reply_signed unauthorizable_device_present legacy_device_present query_capable_device_present hdcp_1x_device_present hdcp_2x_device_present auth_completed encryption_enabled repeater_present drm_dp_allocate_payload number_sdp_streams vcpi pbn sdp_stream_sink drm_dp_allocate_payload_ack_reply allocated_pbn drm_dp_connection_status_notify displayport_device_plug_status message_capability_status drm_dp_remote_dpcd_read dpcd_address drm_dp_remote_dpcd_write drm_dp_remote_i2c_read_tx i2c_dev_id no_stop_bit i2c_transaction_delay drm_dp_remote_i2c_read num_transactions read_i2c_device_id num_bytes_read drm_dp_remote_i2c_write write_i2c_device_id drm_dp_query_stream_enc_status stream_event valid_stream_event stream_behavior valid_stream_behavior drm_dp_port_number_req drm_dp_enum_path_resources_ack_reply full_payload_bw_number avail_payload_bw_number drm_dp_port_number_rep drm_dp_query_payload drm_dp_resource_status_notify available_pbn drm_dp_query_payload_ack_reply ack_req conn_stat resource_stat query_payload allocate_payload dpcd_read dpcd_write i2c_read i2c_write enc_status drm_dp_sideband_msg_req_body ack_replies link_addr path_resources remote_dpcd_read_ack remote_dpcd_write_ack remote_dpcd_write_nack remote_i2c_read_ack remote_i2c_read_nack remote_i2c_write_ack drm_dp_sideband_msg_reply_body reply_type drm_dp_sideband_msg_tx cur_offset drm_dp_mst_topology_cbs add_connector poll_hpd_irq drm_dp_mst_atomic_payload vc_start_slot time_slots dsc_enabled payload_allocation_status drm_dp_mst_topology_state pending_crtc_mask commit_deps num_commit_deps payload_mask payloads total_avail_slots pbn_div drm_dp_pending_up_req build_allocate_payload build_clear_payload_id_table build_dpcd_read build_dpcd_write build_enum_path_resources build_link_address proppath proppath_size build_mst_prop_path power_up build_power_updown_phy q_id build_query_stream_enc_status drm_atomic_get_mst_payload_state drm_atomic_get_mst_topology_state drm_atomic_get_new_mst_topology_state drm_atomic_get_old_mst_topology_state drm_dp_add_mst_branch_device drm_dp_add_payload_part1 drm_dp_add_payload_part2 drm_dp_atomic_find_time_slots drm_dp_atomic_release_time_slots drm_dp_calc_pbn_mode drm_dp_calculate_rad drm_dp_check_act_status drm_dp_check_and_send_link_address drm_dp_check_mstb_guid drm_dp_decode_sideband_req drm_dp_delayed_destroy_work drm_dp_destroy_port drm_dp_dpcd_write_payload printer drm_dp_dump_sideband_msg_req_body drm_dp_encode_sideband_req drm_dp_get_last_connected_port_to_mstb drm_dp_get_mst_branch_device drm_dp_get_one_sb_msg drm_dp_get_port link_lane_count drm_dp_get_vc_payload_bw number_of_bytes drm_dp_msg_data_crc4 num_nibbles drm_dp_msg_header_crc4 drm_dp_mst_add_affected_dsc_crtcs drm_dp_mst_add_port drm_dp_mst_atomic_check failing_port drm_dp_mst_atomic_check_mgr drm_dp_mst_atomic_check_mstb_bw_limit drm_dp_mst_atomic_check_payload_alloc_limits drm_dp_mst_atomic_check_port_bw_limit drm_dp_mst_atomic_enable_dsc drm_dp_mst_atomic_setup_commit drm_dp_mst_atomic_wait_for_dependencies drm_dp_mst_connector_early_unregister drm_dp_mst_connector_late_register drm_dp_mst_destroy_state drm_dp_mst_detect_port drm_dp_mst_dpcd_read drm_dp_mst_dpcd_write drm_dp_mst_dsc_aux_for_port drm_dp_mst_dump_mstb txmsg drm_dp_mst_dump_sideband_msg_tx drm_dp_mst_dump_topology drm_dp_mst_duplicate_state drm_dp_mst_edid_read drm_dp_mst_get_edid drm_dp_mst_get_port_malloc drm_dp_mst_handle_conn_stat drm_dp_mst_handle_down_rep port_msg drm_dp_mst_handle_link_address_port drm_dp_mst_handle_up_req drm_dp_mst_hpd_irq_handle_event drm_dp_mst_hpd_irq_send_new_request drm_dp_mst_i2c_functionality drm_dp_mst_i2c_write drm_dp_mst_i2c_xfer drm_dp_mst_is_virtual_dpcd drm_dp_mst_link_probe_work drm_dp_mst_port_add_connector drm_dp_mst_port_downstream_of_parent drm_dp_mst_put_mstb_malloc drm_dp_mst_put_port_malloc drm_dp_mst_rad_to_str drm_dp_mst_register_i2c_bus new_conn_state drm_dp_mst_root_conn_atomic_check drm_dp_mst_topology_get_mstb_validated to_find drm_dp_mst_topology_get_mstb_validated_locked drm_dp_mst_topology_get_port_validated drm_dp_mst_topology_get_port_validated_locked drm_dp_mst_topology_mgr_destroy drm_dp_mst_topology_mgr_init drm_dp_mst_topology_mgr_invalidate_mstb drm_dp_mst_topology_mgr_resume drm_dp_mst_topology_mgr_set_mst drm_dp_mst_topology_mgr_suspend drm_dp_mst_topology_put_mstb drm_dp_mst_topology_put_port drm_dp_mst_topology_queue_probe drm_dp_mst_topology_try_get_mstb drm_dp_mst_up_req_work link_encoding_cap drm_dp_mst_update_slots drm_dp_payload_send_msg new_pdt new_mcs drm_dp_port_set_pdt drm_dp_queue_down_tx drm_dp_read_mst_cap drm_dp_remove_payload_part1 old_payload new_payload drm_dp_remove_payload_part2 drm_dp_send_dpcd_read drm_dp_send_dpcd_write drm_dp_send_enum_path_resources drm_dp_send_link_address drm_dp_send_power_updown_phy drm_dp_send_query_stream_enc_status replybuf replybuflen drm_dp_sideband_append_payload drm_dp_sideband_msg_set_header drm_dp_sideband_parse_connection_status_notify repmsg drm_dp_sideband_parse_link_address drm_dp_sideband_parse_remote_dpcd_read drm_dp_sideband_parse_remote_i2c_read_ack drm_dp_sideband_parse_reply drm_dp_sideband_parse_resource_status_notify drm_dp_tx_work drm_dp_validate_guid drm_scdc_get_scrambling_status drm_scdc_read drm_scdc_set_high_tmds_clock_ratio drm_scdc_set_scrambling drm_scdc_write get_mst_branch_device_by_guid_helper process_single_down_tx_qlock process_single_tx_qlock reset_msg_rx_state set_hdr_from_dst_qlock drm_lspcon_mode DRM_LSPCON_MODE_INVALID DRM_LSPCON_MODE_LS DRM_LSPCON_MODE_PCON drm_dp_dual_mode_type DRM_DP_DUAL_MODE_NONE DRM_DP_DUAL_MODE_UNKNOWN DRM_DP_DUAL_MODE_TYPE1_DVI DRM_DP_DUAL_MODE_TYPE1_HDMI DRM_DP_DUAL_MODE_TYPE2_DVI DRM_DP_DUAL_MODE_TYPE2_HDMI DRM_DP_DUAL_MODE_LSPCON drm_dsc_params_type DRM_DSC_1_2_444 DRM_DSC_1_1_PRE_SCR DRM_DSC_1_2_422 DRM_DSC_1_2_420 rc_parameters rc_parameters_data hdcp_srm_header srm_id srm_version srm_gen_no hdr_metadata_infoframe hdmi_metadata_type1 cec_msg tx_ts rx_ts rx_status tx_status tx_arb_lost_cnt tx_nack_cnt tx_low_drive_cnt tx_error_cnt cec_log_addrs log_addr_mask cec_version num_log_addrs osd_name primary_device_type log_addr_type all_device_types cec_drm_connector_info card_no cec_connector_info cec_event_state_change have_conn_info cec_event_lost_msgs lost_msgs state_change cec_event rc_proto RC_PROTO_UNKNOWN RC_PROTO_OTHER RC_PROTO_RC5 RC_PROTO_RC5X_20 RC_PROTO_RC5_SZ RC_PROTO_JVC RC_PROTO_SONY12 RC_PROTO_SONY15 RC_PROTO_SONY20 RC_PROTO_NEC RC_PROTO_NECX RC_PROTO_NEC32 RC_PROTO_SANYO RC_PROTO_MCIR2_KBD RC_PROTO_MCIR2_MSE RC_PROTO_RC6_0 RC_PROTO_RC6_6A_20 RC_PROTO_RC6_6A_24 RC_PROTO_RC6_6A_32 RC_PROTO_RC6_MCE RC_PROTO_SHARP RC_PROTO_XMP RC_PROTO_CEC RC_PROTO_IMON RC_PROTO_RCMM12 RC_PROTO_RCMM24 RC_PROTO_RCMM32 RC_PROTO_XBOX_DVD RC_PROTO_MAX rc_map_table rc_map rc_driver_type RC_DRIVER_SCANCODE RC_DRIVER_IR_RAW RC_DRIVER_IR_RAW_TX rc_scancode_filter rc_dev managed_alloc input_phys driver_type encode_wakeup allowed_protocols enabled_protocols allowed_wakeup_protocols wakeup_protocol scancode_filter scancode_wakeup_filter scancode_mask keylock keypressed keyup_jiffies timer_keyup timer_repeat last_keycode last_protocol last_scancode last_toggle rx_resolution tx_resolution lirc_dev lirc_cdev gap_start lirc_fh_lock lirc_fh change_protocol s_tx_mask s_tx_carrier s_tx_duty_cycle s_rx_carrier_range tx_ir s_idle s_wideband_receiver s_carrier_report s_filter s_wakeup_filter s_timeout ir_raw_event_ctrl cec_devnode unregistered lock_fhs fhs cec_data xfer_list attempts transmit_queue transmit_queue_sz transmitting transmit_in_progress transmit_in_progress_aborted xfer_timeout_ms kthread_config config_completion kthread_waitq available_log_addrs needs_hpd is_claiming_log_addrs is_configuring must_reconfigure is_configured cec_pin_is_high adap_controls_phys_addr last_initiator monitor_all_cnt monitor_pin_cnt follower_cnt cec_follower cec_initiator log_addrs tx_timeout_cnt tx_low_drive_log_cnt tx_error_log_cnt cec_dir cec_fh mode_initiator mode_follower queued_events total_queued_events core_events queued_msgs cec_event_entry cec_adap_ops adap_enable adap_monitor_all_enable adap_monitor_pin_enable adap_log_addr adap_unconfigured adap_transmit adap_nb_transmit_canceled adap_status adap_free error_inj_show error_inj_parse_line configured received cec_pin drm_connector_attach_content_protection_property drm_dp_cec_adap_enable drm_dp_cec_adap_log_addr drm_dp_cec_adap_monitor_all_enable drm_dp_cec_adap_status signal_free_time drm_dp_cec_adap_transmit drm_dp_cec_attach drm_dp_cec_handle_irq drm_dp_cec_irq drm_dp_cec_register_connector drm_dp_cec_set_edid drm_dp_cec_unregister_connector drm_dp_cec_unregister_work drm_dp_cec_unset_edid drm_dp_dual_mode_detect drm_dp_dual_mode_get_tmds_output drm_dp_dual_mode_max_tmds_clock drm_dp_dual_mode_read drm_dp_dual_mode_set_tmds_output drm_dp_dual_mode_write drm_dp_get_dual_mode_type_name vdsc_cfg drm_dsc_compute_rc_parameters pps_header drm_dsc_dp_pps_header_init rc_buffer_block_size rc_buffer_size drm_dsc_dp_rc_buffer_size drm_dsc_flatness_det_thresh drm_dsc_get_bpp_int drm_dsc_initial_scale_value pps_payload dsc_cfg drm_dsc_pps_payload_pack drm_dsc_set_const_params drm_dsc_set_rc_buf_thresh drm_dsc_setup_rc_params drm_get_content_protection_name drm_get_hdcp_content_type_name ksvs ksv_count drm_hdcp_check_ksvs_revoked revoked_ksv_list vrls_length drm_hdcp_get_revoked_ksvs revoked_ksv_cnt drm_hdcp_parse_hdcp2_srm drm_hdcp_update_content_protection drm_hdmi_avi_infoframe_bars drm_hdmi_avi_infoframe_colorimetry drm_hdmi_avi_infoframe_content_type drm_hdmi_infoframe_set_hdr_metadata drm_lspcon_get_mode drm_lspcon_set_mode hdmi_id is_hdmi_adaptor drm_dp_phy DP_PHY_DPRX DP_PHY_LTTPR1 DP_PHY_LTTPR2 DP_PHY_LTTPR3 DP_PHY_LTTPR4 DP_PHY_LTTPR5 DP_PHY_LTTPR6 DP_PHY_LTTPR7 DP_PHY_LTTPR8 DP_MAX_LTTPR_COUNT dp_pixelformat DP_PIXELFORMAT_RGB DP_PIXELFORMAT_YUV444 DP_PIXELFORMAT_YUV422 DP_PIXELFORMAT_YUV420 DP_PIXELFORMAT_Y_ONLY DP_PIXELFORMAT_RAW DP_PIXELFORMAT_RESERVED dp_colorimetry DP_COLORIMETRY_DEFAULT DP_COLORIMETRY_RGB_WIDE_FIXED DP_COLORIMETRY_BT709_YCC DP_COLORIMETRY_RGB_WIDE_FLOAT DP_COLORIMETRY_XVYCC_601 DP_COLORIMETRY_OPRGB DP_COLORIMETRY_XVYCC_709 DP_COLORIMETRY_DCI_P3_RGB DP_COLORIMETRY_SYCC_601 DP_COLORIMETRY_RGB_CUSTOM DP_COLORIMETRY_OPYCC_601 DP_COLORIMETRY_BT2020_RGB DP_COLORIMETRY_BT2020_CYCC DP_COLORIMETRY_BT2020_YCC dp_dynamic_range DP_DYNAMIC_RANGE_VESA DP_DYNAMIC_RANGE_CTA dp_content_type DP_CONTENT_TYPE_NOT_DEFINED DP_CONTENT_TYPE_GRAPHICS DP_CONTENT_TYPE_PHOTO DP_CONTENT_TYPE_VIDEO DP_CONTENT_TYPE_GAME drm_dp_vsc_sdp sdp_type pixelformat dynamic_range drm_edp_backlight_info pwmgen_bit_count pwm_freq_pre_divider lsb_reg_used aux_enable aux_set drm_dp_phy_test_params phy_pattern hbr2_reset custom80 enhanced_frame_cap dp_aux_backlight dpcd_quirk is_branch drm_dp_aux_dev usecount rd_interval __128b132b_channel_eq_delay_us __8b10b_channel_eq_delay_us __8b10b_clock_recovery_delay_us dp_phy uhbr __read_delay auxdev_llseek auxdev_open auxdev_read_iter auxdev_release auxdev_write_iter dp_aux_backlight_update_status drm_dp_128b132b_cds_interlane_align_done drm_dp_128b132b_eq_interlane_align_done lane_count drm_dp_128b132b_lane_channel_eq_done drm_dp_128b132b_lane_symbol_locked drm_dp_128b132b_link_training_failed drm_dp_128b132b_read_aux_rd_interval drm_dp_aux_crc_work drm_dp_aux_dev_exit drm_dp_aux_dev_get_by_minor drm_dp_aux_dev_init drm_dp_aux_get_crc drm_dp_aux_init drm_dp_aux_register drm_dp_aux_register_devnode drm_dp_aux_unregister drm_dp_aux_unregister_devnode is_uhbr drm_dp_bw_channel_coding_efficiency link_bw drm_dp_bw_code_to_link_rate dsc_slice_count bpp_x16 drm_dp_bw_overhead drm_dp_channel_eq_ok drm_dp_clock_recovery_ok drm_dp_downstream_420_passthrough drm_dp_downstream_444_to_420_conversion drm_dp_downstream_debug drm_dp_downstream_id drm_dp_downstream_is_tmds drm_dp_downstream_is_type drm_dp_downstream_max_bpc drm_dp_downstream_max_dotclock drm_dp_downstream_max_tmds_clock drm_dp_downstream_min_tmds_clock drm_dp_downstream_mode color_spc drm_dp_downstream_rgb_to_ycbcr_conversion drm_dp_dpcd_access drm_dp_dpcd_probe drm_dp_dpcd_read drm_dp_dpcd_read_link_status drm_dp_dpcd_read_phy_link_status powered drm_dp_dpcd_set_powered drm_dp_dpcd_write dsc_dpcd drm_dp_dsc_sink_bpp_incr drm_dp_dsc_sink_line_buf_depth is_edp drm_dp_dsc_sink_max_slice_count dsc_bpc drm_dp_dsc_sink_supported_input_bpcs drm_dp_get_adjust_request_pre_emphasis drm_dp_get_adjust_request_voltage drm_dp_get_adjust_tx_ffe_preset drm_dp_get_pcon_max_frl_bw drm_dp_get_phy_test_pattern drm_dp_get_quirks drm_dp_i2c_do_msg drm_dp_i2c_functionality drm_dp_i2c_xfer drm_dp_link_rate_to_bw_code drm_dp_link_train_channel_eq_delay drm_dp_link_train_clock_recovery_delay drm_dp_lttpr_count phy_cap drm_dp_lttpr_link_train_channel_eq_delay drm_dp_lttpr_link_train_clock_recovery_delay drm_dp_lttpr_max_lane_count drm_dp_lttpr_max_link_rate drm_dp_lttpr_pre_emphasis_level_3_supported drm_dp_lttpr_voltage_swing_level_3_supported pps_buf_config drm_dp_pcon_configure_dsc_enc drm_dp_pcon_convert_rgb_to_ycbcr pcon_dsc_dpcd drm_dp_pcon_dsc_bpp_incr drm_dp_pcon_dsc_max_slice_width drm_dp_pcon_dsc_max_slices drm_dp_pcon_enc_is_dsc_1_2 max_frl_gbps frl_mode drm_dp_pcon_frl_configure_1 max_frl_mask frl_type drm_dp_pcon_frl_configure_2 drm_dp_pcon_frl_enable enable_frl_ready_hpd drm_dp_pcon_frl_prepare drm_dp_pcon_hdmi_frl_link_error_count drm_dp_pcon_hdmi_link_active frl_trained_mask drm_dp_pcon_hdmi_link_mode drm_dp_pcon_is_frl_ready drm_dp_pcon_pps_default pps_buf drm_dp_pcon_pps_override_buf pps_param drm_dp_pcon_pps_override_param drm_dp_pcon_reset_frl_config drm_dp_phy_name psr_cap drm_dp_psr_setup_time drm_dp_read_channel_eq_delay drm_dp_read_clock_recovery_delay drm_dp_read_desc downstream_ports drm_dp_read_downstream_info drm_dp_read_dpcd_caps drm_dp_read_extended_dpcd_caps drm_dp_read_lttpr_common_caps drm_dp_read_lttpr_phy_caps drm_dp_read_sink_count drm_dp_read_sink_count_cap drm_dp_remote_aux_init drm_dp_send_real_edid_checksum dp_rev drm_dp_set_phy_test_pattern drm_dp_set_subconnector_property drm_dp_start_crc drm_dp_stop_crc drm_dp_subconnector_type vsc drm_dp_vsc_sdp_log drm_edp_backlight_disable drm_edp_backlight_enable driver_pwm_freq_hz edp_dpcd current_level drm_edp_backlight_init drm_edp_backlight_probe_max drm_edp_backlight_set_enable drm_edp_backlight_set_level drm_panel_dp_aux_backlight name_show drm_display_helper_module_exit drm_display_helper_module_init